



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------------|------------------|
| 10/804,840 | 03/19/2004 | Jungwon Suh | 2004P50587US/1331.136.101 | 7532 |

7590 01/11/2006

Dicke, Billig & Czaja, PLLC
Fifth Street Towers
Suite 2250
100 South Fifth Street
Minneapolis, MN 55402

| |
|----------|
| EXAMINER |
|----------|

TAN, VIBOL

| | |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2819

DATE MAILED: 01/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 9, 20, 22 and 29 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 9, 20, 22 and 29, it is not clearly understood how the capacitor (120) is not discharged when the clock signal (/iCLK) is active (logic 1); and that the capacitor (120) is discharged when the clock signal (iCLK) is not active (logic 0). Because, as seen in Fig. 3 of the application, the capacitor (120) is not discharged (charged) when the clock signal (iCLK) is not active (logic 0) which causes transistor (104) to close, therefore 120 is charged; and that the capacitor (120) is discharged when the clock signal (iCLK) is active (logic 1) which causes 104 to open and 108 to close, therefore 120 is discharged. Clarification is necessary.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this

Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2819

3. Claims 1-3, 5, 7-9, 14-16 and 20-31 are rejected under 35 U.S.C. 102(b) as being anticipated by Moroni et al. (U. S. PAT. 5,606,531).

In claim 1, Moroni et al. teaches all claimed features in Fig. 3, a clock stop detector for a memory comprising: a first switch (M1) that closes in response to a first logic level (logic 0) of a clock signal (14) to charge a capacitor (C1); a second switch (M2) that closes in response to a second logic level (logic 1) of the clock signal to discharge the capacitor; and a logic circuit (16) that outputs a control signal (11) based on an inverted clock signal (output from 15 which is the inverted version of 14) and a charge signal (charge voltage) based on a charge (stored voltage) on the capacitor (C1), wherein the capacitor (C1) is selected such that the capacitor is not discharged to a point where the charge signal transitions (changing), when the inverted clock signal is active (same as when the clock signal is not active, thus C1 remains charged to Vcc because M1 is closed), and that the capacitor is discharged to the point where the charge signal transitions when the inverted clock signal is not active (same as when the clock signal is active, thus C1 discharged to ground via M2 because M2 is closed).

In claims 2 and 3, Moroni et al. further teaches the clock stop detector of claim 1, wherein the first switch comprises a first transistor (M1) and the second switch comprises a second transistor (M2); and wherein the first transistor is a p-type metal-oxide semiconductor field effect transistor (pMOS) and the second transistor is an n-type metal-oxide semiconductor field effect transistor (nMOS).

In claims 5, 7 and 8, Moroni et al. further teaches the clock stop detector of claim 1, wherein the first logic level is a logic low logic level (logic 0) and the

Art Unit: 2819

second logic level is a logic high logic level (1); a power supply voltage (V_{cc}) coupled to the first switch (M1) to charge the capacitor (C1) if the first switch is closed (logic 0); and wherein the second switch (M2) is open (logic 0) if the first switch is closed and the first switch is open if the second switch is closed.

In claim 9, Moroni et al. teaches all claimed features in Figs. 1 and 3, a memory comprising: a clock stop detector (2) configured to receive a clock signal (CK) and output a control signal (11) in response to the clock signal (CK) and a peripheral circuit (3) for reading and writing data (via 7) to a memory bank (5), wherein the peripheral circuit is configured to receive the control signal (via 8) and activate and deactivate in response to the control signal, wherein the clock stop detector (Fig. 3) comprises a capacitor (C1) and outputs the control signal (11) based on the clock signal (14) and a charge signal (charge voltage) based on the charge (stored charge) on the capacitor, and wherein the capacitor (C1) is selected such that the capacitor is not discharged to a point where the charge signal transitions (changing), when the clock signal is not active (C1 remains charged to V_{cc} because M1 is closed), and that the capacitor is discharged to the point where the charge signal transitions when the clock signal is active (C1 discharged to ground via M2 because M2 is closed).

In claims 14 and 15, Moroni et al. further teaches in Fig. 3, the memory of claim 9 wherein the clock stop detector for a memory comprising: a first switch (M1) that closes in response to a first logic level (logic 0) of a clock signal (14) to charge a capacitor (C1); a second switch (M2) that closes in response to a second logic level (logic 1) of the clock signal to discharge the capacitor; a logic

Art Unit: 2819

circuit (16) that outputs a control signal (11) based on an inverted clock signal (output from 15) and a charge on the capacitor (A); and wherein the first switch comprises a first transistor (M1) and the second switch comprises a second transistor (M2).

In claim 16, Moroni et al. further teaches in Fig. 1, the memory of claim 9 wherein the memory comprises a random access memory (4).

Claims 20 and 21 correspond to detailed circuitry already discussed similarly with regard to claims 9 and 16.

Method claims 22-28 correspond to detailed circuitry already discussed similarly with regard to claims 1-3, 5, 7 and 8.

In claim 29, Moroni et al. teaches all claimed features in Figs. 1-3, a portable electronic device comprising: a controller (1) configured to output a clock signal (10) that starts and stops in response to user commands (EXT-RST) to a portable electronic device (not shown); and a memory (4 or 5) that receives the clock signal (via 7), the memory comprising: a clock stop detector (2) configured to output a clock stop signal (11) in response to the clock signal; a peripheral circuit (3) configured to receive the clock stop signal (via 8) and activate and deactivate in response to the clock stop signal; and a memory bank (5) configured to receive address signals (via 7), control signals (via 7), and data signals (via 7) from the peripheral circuit for reading and writing data in the memory bank, wherein the clock stop detector (Fig. 3) comprises a capacitor (C1) and outputs the control signal (11) based on the clock signal (14) and a charge signal (charge voltage) based on the charge (stored charge) on the

Art Unit: 2819

capacitor, and wherein the capacitor (C1) is selected such that the capacitor is not discharged to a point where the charge signal transitions (changing), when the clock signal is not active (C1 remains charged to Vcc because M1 is closed), and that the capacitor is discharged to the point where the charge signal transitions when the clock signal is active (C1 discharged to ground via M2 because M2 is closed).

In claim 30, Moroni et al. further teaches the portable electronic device of claim 29, wherein the clock stop detector for a memory comprising: a first switch (M1) that closes in response to a first logic level (logic 0) of a clock signal (14) to charge a capacitor (C1); a second switch (M2) that closes in response to a second logic level (logic 1) of the clock signal to discharge the capacitor; a logic circuit (16) that outputs a control signal (11) based on an inverted clock signal (output from 15) and a charge on the capacitor (A); and wherein the first switch comprises a first transistor (M1) and the second switch comprises a second transistor (M2).

In claim 31, Moroni et al. further teaches the memory of claim 29, wherein the portable electronic device comprises one of a cellular telephone, a personal digital assistant, a music player, a game system, a digital camera, and a computer (1 is a computer).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to

Art Unit: 2819

be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Moroni et al. in view of Nakashima (U. S. PAT. 5,517,144).

In claim 4, Moroni et al. teaches all claimed features of claim 1, with the exception of teaching wherein the logic circuit comprises a NOR gate. However, Nakashima teaches in Fig. 2, the logic circuit (16) comprises a NOR gate (19).

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to combine the teachings of Moroni et al. with the teachings of Nakashima in order to provide a power-on reset circuit that generates a reset signal with stability without affected by a rising characteristic of a power-supply voltage.

6. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Moroni et al. in view of Forbes (U. S. PAT. 6,649,476).

In claim 6, Moroni et al. teaches all claimed features of claim 1, with the exception of teaching a current source coupled to the second switch to discharge the capacitor if the second switch is closed. However, Forbes teaches in Fig. 1, a current source (16) coupled to the second switch (20) to discharge the capacitor (not marked) if the second switch is closed.

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to combine the teachings of Moroni et al. with the teachings of Forbes in order to provide a circuit that monitors the clock signal and

Art Unit: 2819

if the irregularity is detected, generates a reset signal holding the microprocessor in a safe state.

7. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Moroni et al. in view of Ooishi (U. S. PAT. 6,246,614).

In claim 10, Moroni et al. teaches the memory of claim 9; with the exception of teaching a clock receiver configured to receive an external clock signal and pass the clock signal to the clock stop detector. However, Ooishi teaches all claimed features in Fig. 1, a clock receiver (2) configured to receive an external clock signal (CLK) and pass the clock signal to the clock stop detector (5).

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to combine the teachings of Moroni et al. with the teaching of Ooishi in order to buffer and condition an external clock and outputting an output clock signal to the clock stop detector circuit.

8. Claims 17-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moroni et al.

In claim 17, Moroni et al. teaches the memory of claim 9; with the exception of teaching wherein the memory comprises a dynamic random access memory. However, it is obvious to one ordinary skill in the art to select a dynamic random access memory for the memory because the dynamic random access memory equipped with synchronous clock.

Art Unit: 2819

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to select a dynamic random access memory for the memory in order to synchronize data during read/write operation.

In claim 18, Moroni et al. teaches the memory of claim 9; with the exception of teaching wherein the memory comprises a double data rate synchronous dynamic random access memory. However, it is obvious to one ordinary skill in the art to select a double data rate synchronous dynamic random access memory because it operates on both edges of the clock signal; thus high-speed operation can be achieved.

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to select a double data rate synchronous dynamic random access memory for the memory in order to accurately synchronize data during read/write operation with high-speed.

In claim 19, Moroni et al. teaches the memory of claim 9, with the exception of teaching wherein the memory comprises a mobile random access memory. However, it is obvious to one ordinary skill in the art to select a mobile random memory for memory because mobile random memory requires low power to operate; thus it is suitable for hand-held electronic devices.

9. Claims 11-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

10. Claims 32, 38 and 39 appear to comprise allowable subject matter.

Response to Arguments

Art Unit: 2819


11. Applicant's arguments with respect to claims 1, 9, 20, 22 and 29 have been considered but are moot in view of the new ground(s) of rejection.

Upon further consideration, the new ground of rejection(s) is set forth, as discussed in details above.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Supervisory Patent Examiner
Technology Center 2800



VIBOL TAN
PRIMARY EXAMINER